Skip to content
GitLab
Projects
Groups
Topics
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
1718 Низкоуровневое моделирование сетей на кристалле
Verilog prototypes
Repository
Branches
Overview
Active
Stale
All
Stale branches
router-dev
8972c73c
·
Small arbiter modification. Result: 95.82 MHz
·
Nov 14, 2024
Compare
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
uart
merged
73a24634
·
Testbench for the UART module
·
Jan 17, 2025
Compare
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
router_publication
6ccbdcbf
·
Uart merge handled
·
Jan 24, 2025
Compare
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
master-patch-7548
merged
6a6354c2
·
Update file README.md
·
Apr 13, 2025
Compare
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
master
default
protected
5df403ec
·
Merge branch 'uart' into 'master'
·
Apr 13, 2025
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar