Skip to content
GitLab
Projects Groups Topics Snippets
  • /
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in
  • V Verilog prototypes
  • Project information
    • Project information
    • Activity
    • Labels
    • Members
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributor statistics
    • Graph
    • Compare revisions
  • Issues 0
    • Issues 0
    • List
    • Boards
    • Service Desk
    • Milestones
  • Merge requests 0
    • Merge requests 0
  • CI/CD
    • CI/CD
    • Pipelines
    • Jobs
    • Schedules
  • Deployments
    • Deployments
    • Environments
    • Releases
  • Packages and registries
    • Packages and registries
    • Package Registry
    • Container Registry
    • Terraform modules
  • Monitor
    • Monitor
    • Incidents
  • Analytics
    • Analytics
    • Value stream
    • CI/CD
    • Repository
  • Wiki
    • Wiki
  • Snippets
    • Snippets
  • Activity
  • Graph
  • Create a new issue
  • Jobs
  • Commits
  • Issue Boards
Collapse sidebar
  • 1718 Низкоуровневое моделирование сетей на кристалле
  • Verilog prototypes
  • Repository
  • Branches
  • Overview
  • Active
  • Stale
  • All
  • router-dev
    8972c73c · Small arbiter modification. Result: 95.82 MHz · Nov 14, 2024
    Compare
    Download source code
    zip tar.gz tar.bz2 tar
  • uart merged
    73a24634 · Testbench for the UART module · Jan 17, 2025
    Compare
    Download source code
    zip tar.gz tar.bz2 tar
  • router_publication
    6ccbdcbf · Uart merge handled · Jan 24, 2025
    Compare
    Download source code
    zip tar.gz tar.bz2 tar
  • master-patch-7548 merged
    6a6354c2 · Update file README.md · Apr 13, 2025
    Compare
    Download source code
    zip tar.gz tar.bz2 tar
  • master default protected
    5df403ec · Merge branch 'uart' into 'master' · Apr 13, 2025
    Download source code
    zip tar.gz tar.bz2 tar